l3 cache CPU - HotUKDeals
We use cookie files to improve site functionality and personalisation. By continuing to use HUKD, you accept our cookie and privacy policy.
Get the HUKD app free at Google Play

Search Error

An error occurred when searching, please try again!

Login / Sign UpSubmit

l3 cache CPU

andyhunter Avatar
6y, 1m agoPosted 6 years, 1 month ago
i know a bit of what it does with level 1/2 cache and i know about the cache on the cpu but i need a better in depth summary, would be very helpful, for a report.
i tried google but it is gettin me results relating to l3 being seperate on the motherboard, that is not useful as i am after it being incoprated to a cpu
andyhunter Avatar
6y, 1m agoPosted 6 years, 1 month ago
Options

All Comments

(12) Jump to unreadPost a comment
Comments/page:
#1
cheers, well what i needed thanks
#2
:( no good doesnt go into level 3 cache in a cpu on the die
#3
It would be helpful to know more details of the report you're trying to write as the question you're asking is very general and differs depending on the context. The function of the L3 cache on older single core processors was to add another level of cache memory which was slower than L2 but would offer more capacity and still be faster than main memory access. Therefore if the processor couldn't find the data in L1 it would then go to L2, if that failed it would then go to L3 which would offer better performance than going to main memory. Due to the high cost of the cache memory the feature tended to be only on server processors, the first Pentium4 Extreme Edition processor used an Xeon Gallatin core and its large 1,000 dollar price tag was due to its 2MB L3 cache. It doesn't matter whether the L3 cache is on the processor die or on a separate board as conceptually it's the same.

More recently on multicore processors the function of the L3 cache has been a large shared memory pool that each core has access to while each core still has its own L1 and L2 caches.

John
#5
The thread is referring to L3 cache, not the core i3 processor, much of the demo is generalised on cache functionality rather than specifically the roles of each part of the cache.

John
#6
^I can read. I don't need your permission to post either .

The links were for reference as it has some info about the i3/ as well as demo of smart cache feature (these links usually lead to a white paer/ road map of features functions etc) I also did not post it soley for the op it was meant for anyone that happened to stumble across his thread/ post etc and wanted to learn about the cache feateure / function
#7
maybe this has some relevant info you can further investigate http://h20000.www2.hp.com/bc/docs/support/SupportManual/c00164255/c00164255.pdf
#8
dontasciime
^I can read. I don't need your permission to post either .The links were for reference as it has some info about the i3/ as well as demo of smart cache feature (these links usually lead to a white paer/ road map of features functions etc) I also did not post it soley for the op it was meant for anyone that happened to stumble across his thread/ post etc and wanted to learn about the cache feateure / function

No-one said you needed my permission to post just as I don't need yours to post a reply, you clearly misread the topic and posted irrelevent information as a result which could have lead to further confusion in the topic hence the correction. There is nothing specific or relevant about the i3 processor in relation to L3 cache, if anything if you thought the architecture would have been useful you would have posted the first iteration of the architecture (which does have more information on L3 cache due to the controversial L2 design) rather than a budget derivative.

John
#9
further confusion .. :lol that would indicate what you had already posted was confusing would it not ?

So your words are only important . OK if you says so. i3 has no L3 cache or does not use this feature OK if you say so anyways now the ignore button is working again cya
#11
This is not directly related to L3 cache but I thought it useful for you:

http://download.intel.com/design/intarch/papers/cache6.pdf

Explains cache quite well.

Plus the following article has links specific to L3 cache:

http://www.overclockers.com/forums/showthread.php?t=651426

From the above links the HP one seems OKish, the intel links make no distinction between the different caches, Level 3 cache is just another level of cache to put it simply. Johnmcl7 answer seems OK, but do remember on-chip is quicker, uses less power as there's less line capacitance than off-chip.

Ahh the days of VHDL and Cadence are behind me but never cease to surprise me how useful they can be understanding this stuff!

Also you need to be able to do research yourself and educate yourself - if you want a job as a programmer, s/w developer etc. these are essential skills.

Edited By: rash on Oct 19, 2010 09:09: cs
#12
thanks very much anyways, i found out for the newer technology i was basically comparing dual/quad core processors then the newer different i core, then the overall cache and levels and the difference for processors. thanks though

Post a Comment

You don't need an account to leave a comment. Just enter your email address. We'll keep it private.

...OR log in with your social account

...OR comment using your social account

Thanks for your comment! Keep it up!
We just need to have a quick look and it will be live soon.
The community is happy to hear your opinion! Keep contributing!